summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)Author
3 daysKVM: arm64: nVHE: Run the source checker under C=2Fuad Tabba
3 daysKVM: arm64: nVHE: Use NULL to reset the trace buffer backing pointerFuad Tabba
3 daysKVM: arm64: nVHE: Declare the hyp event IDs before defining themFuad Tabba
3 daysKVM: arm64: nVHE: Share the stacktrace per-CPU declarations with EL2Fuad Tabba
3 daysMerge branch kvm-arm64/doc-7.4 into kvmarm-master/nextMarc Zyngier
3 daysKVM: arm64: vgic-its: Reword the comment on a collection-less ITEFuad Tabba
3 daysKVM: arm64: Fix kvm_get_vtcr() kernel-docKarl Mehltretter
3 daysKVM: arm64: Fix typo in pauth.c commentHemanth Selam
3 daysKVM: arm64: Fix typo "synchonized" in commentHemanth Selam
3 daysMerge branch kvm-arm64/ffa-7.4 into kvmarm-master/nextMarc Zyngier
3 daysKVM: arm64: Enforce strict SBZ checks in the FF-A proxySebastian Ene
3 daysKVM: arm64: Support FFA_NOTIFICATION_INFO_GET in host handlerSebastian Ene
3 daysKVM: arm64: Support FFA_NOTIFICATION_GET in host handlerSebastian Ene
3 daysKVM: arm64: Support FFA_NOTIFICATION_SET in host handlerSebastian Ene
3 daysKVM: arm64: Support FFA_NOTIFICATION_UNBIND in host handlerSebastian Ene
3 daysKVM: arm64: Support FFA_NOTIFICATION_BIND in host handlerSebastian Ene
3 daysKVM: arm64: Forward FFA_NOTIFICATION_BITMAP calls to TrustzoneSebastian Ene
3 daysKVM: arm64: gic-v5: Implement save/restore mechanisms for ISTsSascha Bischoff
3 daysKVM: arm64: gic-v5: Add VGICv5 IST save/restore UAPISascha Bischoff
3 daysKVM: arm64: gic-v5: Add CoreSight MMIO regs to IRSSascha Bischoff
3 daysKVM: arm64: gic-v5: Handle userspace accesses to IRS MMIO regionSascha Bischoff
3 daysKVM: arm64: gic-v5: Add GICv5 EL1 sysreg userspace accessorsSascha Bischoff
3 daysKVM: arm64: gic-v5: Mask per-vCPU PPI state in vgic_v5_finalize_ppi_state()Sascha Bischoff
3 daysKVM: arm64: gic-v5: Add GICv5 SPI injection to irqfdSascha Bischoff
3 daysKVM: arm64: gic-v5: Support SPI injectionSascha Bischoff
3 daysKVM: arm64: gic: Introduce set_pending_state() to irq_opsSascha Bischoff
3 daysKVM: arm64: gic-v5: Add GIC VDPEND hyp callSascha Bischoff
3 daysKVM: arm64: gic-v5: Set IRICHPPIDIS based on IRS enable stateSascha Bischoff
3 daysKVM: arm64: gic-v5: Register the IRS IODEVSascha Bischoff
3 daysKVM: arm64: gic-v5: Initialise per-VM IRS stateSascha Bischoff
3 daysKVM: arm64: gic-v5: Add GICv5 IRS IODEV and MMIO emulationSascha Bischoff
3 daysKVM: arm64: gic-v5: Add KVM_VGIC_V5_ADDR_TYPE_IRS to UAPISascha Bischoff
3 daysKVM: arm64: gic-v5: Add IRS IODEV support to MMIO handlersSascha Bischoff
3 daysKVM: arm64: gic-v5: Request doorbells when VPEs enter WFISascha Bischoff
3 daysKVM: arm64: gic-v5: Add resident/non-resident hyp callsSascha Bischoff
3 daysKVM: arm64: gic-v5: Set up VMTEs and VPE doorbellsSascha Bischoff
3 daysKVM: arm64: gic-v5: Implement VPE IRS MMIO OpsSascha Bischoff
3 daysKVM: arm64: vgic: Enforce model-specific vCPU limitsSascha Bischoff
3 daysKVM: arm64: gic-v5: Implement VMT/vIST IRS MMIO OpsSascha Bischoff
3 daysKVM: arm64: gic-v5: Introduce guest IST alloc and managementSascha Bischoff
3 daysKVM: arm64: gic-v5: Create and manage VM and VPE tablesSascha Bischoff
3 daysKVM: arm64: gic-v5: Add VPE doorbell domainSascha Bischoff
3 daysKVM: arm64: gic-v5: Cache host IRS ID registersSascha Bischoff
3 daysarm64/sysreg: Add GICv5 GIC VDPEND encodingSascha Bischoff
3 daysmicroblaze: reset: Provide a power off handler through an unaligned PCThomas Weißschuh
3 daysmicroblaze: reset: Call POWER_OFF handlersThomas Weißschuh
3 daysmicroblaze: Pass -m{big,little}-endian through KBUILD_CPPFLAGSThomas Weißschuh
3 daysmicroblaze: uaccess: Zero out destination on failed get_user()Thomas Weißschuh
3 daysMerge branches 'renesas-arm-defconfig-for-v7.4', 'renesas-drivers-for-v7.4' a...Geert Uytterhoeven
3 daysarm64: dts: renesas: sparrow-hawk: Add overlay for WaveShare 2CH CANFD HATMarek Vasut