summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)Author
2026-05-28Merge tag 'samsung-clk-fixes-7.1' of https://git.kernel.org/pub/scm/linux/ker...Stephen Boyd
2026-05-28clk: renesas: r9a08g045: Drop unused pm_domain header fileBiju Das
2026-05-28clk: renesas: r8a779g0: Add DSC clockMarek Vasut
2026-05-26clk: keystone: sci-clk: Add restore_context() operationThomas Richard (TI)
2026-05-25clk: socfpga: agilex: implement l3_main_free_clkAdrian Ng Ho Yin
2026-05-25clk: at91: sama7d65: add peripheral clock for I3CDurai Manickam KR
2026-05-25clk: renesas: rzg2l: Rename iterator in for_each_mod_clock() to avoid shadowingLad Prabhakar
2026-05-25clk: renesas: r9a08g045: Drop unused DEF_G3S_MUX macroLad Prabhakar
2026-05-22clk: canaan: Add clock driver for Canaan K230Xukai Wang
2026-05-22clk: renesas: rzg2l: Rename RZG3L-prefixed PLL macros to CPG-prefixed onesBiju Das
2026-05-22clk: renesas: rzg3s/rzg3l: Simplify PLL configuration macroBiju Das
2026-05-22clk: renesas: rzg2l: Simplify SAM PLL configuration macroBiju Das
2026-05-21clk: qcom: dispcc-sc8280xp: Don't park mdp_clk_src at registration timePengyu Luo
2026-05-21clk: qcom: nord: negcc: add support for the USB2 PHY resetBartosz Golaszewski
2026-05-20clk: microchip: mpfs-ccc: fix peripheral driver registration failures after o...Conor Dooley
2026-05-16clk: qcom: clk-rpmh: Make all VRMs optionalAlexander Koskovich
2026-05-16clk: at91: sam9x7: Fix gmac_gclk clock definitionMihai Sain
2026-05-16clk: at91: sam9x7: Rename macb0_clk to gmac_clkMihai Sain
2026-05-16clk: at91: sam9x7: Remove gmac peripheral clock with ID 67Mihai Sain
2026-05-15clk: renesas: r8a73a4: Add ZT/ZTR trace clocksMarek Vasut
2026-05-14clk: samsung: gs101: Fix missing USI7_USI DIV clock in peric0_clk_regsKuan-Wei Chiu
2026-05-14clk: samsung: exynos850: mark APM I3C clocks as criticalAlexey Klimov
2026-05-14clk: scpi: Unregister child clock providers on removeStepan Ionichev
2026-05-13clk: qcom: Add support for global clock controller on HawiVivek Aknurwar
2026-05-13clk: qcom: clk-alpha-pll: Add support for Taycan EHA_T PLLVivek Aknurwar
2026-05-13clk: qcom: Add Hawi TCSR clock controller driverVivek Aknurwar
2026-05-13clk: qcom: rpmh: Add support for Hawi RPMH clocksVivek Aknurwar
2026-05-13clk: rockchip: allow COMPILE_TEST buildsRosen Penev
2026-05-12clk: qcom: cmnpll: Add IPQ5332 SoC supportLuo Jie
2026-05-12clk: qcom: cmnpll: Account for reference clock dividerLuo Jie
2026-05-12clk: scmi: Use new simplified per-clock rate propertiesCristian Marussi
2026-05-12clk: scmi: Use new determine_rate clock operationCristian Marussi
2026-05-12clk: scmi: Fix clock rate roundingCristian Marussi
2026-05-11clk: qcom: add Global Clock controller (GCC) driver for IPQ9650 SoCKathiravan Thirumoorthy
2026-05-11clk: renesas: r9a08g046: Add RSPI clocks and resetsBiju Das
2026-05-11clk: renesas: r9a08g046: Add SSIF-2 clocks and resetsBiju Das
2026-05-11clk: renesas: r9a08g046: Add RSCI clocks and resetsBiju Das
2026-05-09clk: qcom: Constify qcom_cc_driver_data and list of critical CBCR registersKrzysztof Kozlowski
2026-05-09clk: qcom: dispcc-x1e80100: Fix (possibly) dumping regmapKrzysztof Kozlowski
2026-05-09clk: qcom: x1e80100-dispcc: Stop disp_cc_mdss_mdp_clk_src from getting parkedHans de Goede
2026-05-07clk: renesas: cpg-mssr: Add number of clock cells checkGeert Uytterhoeven
2026-05-07clk: renesas: rzg2l: Refactor rzg3l_cpg_pll_clk_endisable()Geert Uytterhoeven
2026-05-07clk: renesas: rzg2l: Consolidate DEF_MUX() and DEF_MUX_FLAGS()Geert Uytterhoeven
2026-05-07clk: renesas: r9a08g046: Add IA55_PCLK to critical module clocksBiju Das
2026-05-05clk: microchip: rename clk-core to clk-pic32Conor Dooley
2026-05-04Merge tag 'clk-renesas-rzg3e-plldsi-tag' into renesas-clk-for-v7.2Geert Uytterhoeven
2026-05-04clk: renesas: r9a09g047: Add support for LCDC{0,1} clocks and resetsTommaso Merciai
2026-05-04clk: renesas: r9a09g047: Add support for DSI clocks and resetsTommaso Merciai
2026-05-04clk: renesas: r9a09g047: Add support for SMUX2_DSI{0,1}_CLKTommaso Merciai
2026-05-04clk: renesas: r9a09g047: Add CLK_PLLDSI{0,1}_CSDIV clocksTommaso Merciai