summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorBard Liao <yung-chuan.liao@linux.intel.com>2026-07-28 20:46:38 +0800
committerVinod Koul <vkoul@kernel.org>2026-08-06 14:03:45 +0530
commit5ccdf9ba597881ffac8fede9bac0ea097cb4c119 (patch)
tree3000c1b88d1874af1354a54da8531df7aafee470 /include
parent110956d5fecd136153ff7680c72ce5239d47dd4b (diff)
downloadlinux-5ccdf9ba597881ffac8fede9bac0ea097cb4c119.tar.gz
linux-5ccdf9ba597881ffac8fede9bac0ea097cb4c119.zip
soundwire: get mipi-sdw-bra-mode-max-data-per-frame property
Get the mipi-sdw-bra-mode-max-data-per-frame property which indicates the maximum data payload size (in bytes per frame excluding header, CRC, and footer) for the BRA Mode. Signed-off-by: Bard Liao <yung-chuan.liao@linux.intel.com> Reviewed-by: Péter Ujfalusi <peter.ujfalusi@linux.intel.com> Reviewed-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.dev> Link: https://patch.msgid.link/20260728124639.1484973-5-yung-chuan.liao@linux.intel.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'include')
-rw-r--r--include/linux/soundwire/sdw.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/linux/soundwire/sdw.h b/include/linux/soundwire/sdw.h
index 7e27e8bdb64a..89009a2c321d 100644
--- a/include/linux/soundwire/sdw.h
+++ b/include/linux/soundwire/sdw.h
@@ -367,6 +367,8 @@ struct sdw_dpn_prop {
* @lane_maps: Lane mapping for the slave, only valid if lane_control_support is set
* @bra_block_alignment: If non-zero the length of data in a BRA frame must be
* a multiple of this number of bytes.
+ * @bra_max_data_per_frame: If non-zero the maximum data payload size (in bytes per
+ * frame excluding header, CRC, and footer) for this BRA Mode
* @clock_reg_supported: the Peripheral implements the clock base and scale
* registers introduced with the SoundWire 1.2 specification. SDCA devices
* do not need to set this boolean property as the registers are required.
@@ -398,6 +400,7 @@ struct sdw_slave_prop {
u8 scp_int1_mask;
u8 lane_maps[SDW_MAX_LANES];
u32 bra_block_alignment;
+ u32 bra_max_data_per_frame;
bool clock_reg_supported;
bool use_domain_irq;
};