diff options
| author | Anoop Vijay <anoop.c.vijay@intel.com> | 2026-08-25 10:28:28 -0700 |
|---|---|---|
| committer | Rodrigo Vivi <rodrigo.vivi@intel.com> | 2026-08-27 12:00:17 -0400 |
| commit | a62212b35a214c2ff3bd1c785a440d7ad8205ec9 (patch) | |
| tree | c20b0b4ca076abb893d4587f7a65e60b5c1e72c2 /scripts/const_structs.checkpatch | |
| parent | 244abef7f280a6a84297bfab5fd2e77147bc419a (diff) | |
| download | linux-a62212b35a214c2ff3bd1c785a440d7ad8205ec9.tar.gz linux-a62212b35a214c2ff3bd1c785a440d7ad8205ec9.zip | |
drm/xe/sysctrl: Read mailbox phase bit from hardware
The mailbox PHASE bit in SYSCTRL_MB_CTRL is toggled per-message and
was tracked in software as sc->phase_bit, reset to 0 on error paths.
If the cached value ever drifts from what the hardware last saw, all
following messages carry the wrong phase and get silently misread by
firmware.
Drop the cache and read PHASE directly from SYSCTRL_MB_CTRL before
each frame instead, removing xe_sysctrl_mailbox_init() and its call
sites along with it.
Fixes: 1f95f618182b ("drm/xe/xe_sysctrl: Add System Controller mailbox communication support")
Signed-off-by: Anoop Vijay <anoop.c.vijay@intel.com>
Reviewed-by: Umesh Nerlige Ramappa <umesh.nerlige.ramappa@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patch.msgid.link/20260825172827.3801591-2-anoop.c.vijay@intel.com
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
(cherry picked from commit 04984fcdbf6876c940c01026a7404c1e9cc91ba7)
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Diffstat (limited to 'scripts/const_structs.checkpatch')
0 files changed, 0 insertions, 0 deletions