diff options
| author | Guodong Xu <guodong@riscstar.com> | 2026-08-07 19:24:33 -0600 |
|---|---|---|
| committer | Paul Walmsley <pjw@kernel.org> | 2026-08-07 19:24:33 -0600 |
| commit | fdef048705daa3d4ed1fa212ee071bcbdac02d80 (patch) | |
| tree | 07bf3d504ee9f52ce1882aa3c10498f61fb0d8f1 /scripts/stackusage | |
| parent | 0c5a9ab5192b8cc15fa7b32a1f747c70aaee51b0 (diff) | |
| download | linux-fdef048705daa3d4ed1fa212ee071bcbdac02d80.tar.gz linux-fdef048705daa3d4ed1fa212ee071bcbdac02d80.zip | |
riscv: cpufeature: Clarify ISA spec version for canonical order
Specify that chapter 27 refers to version 20191213 of the RISC-V ISA
Unprivileged Architecture. The chapter numbering differs across
specification versions - for example, in version 20250508, the ISA
Extension Naming Conventions is chapter 36, not chapter 27.
Historical versions of the RISC-V specification can be found via Link [1].
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://riscv.org/specifications/ratified/ [1]
Fixes: 99e2266f2460 ("RISC-V: clarify ISA string ordering rules in cpu.c")
Signed-off-by: Guodong Xu <guodong@riscstar.com>
Link: https://patch.msgid.link/20260125-supm-ext-id-v2-3-1e3b9714c860@riscstar.com
Signed-off-by: Paul Walmsley <pjw@kernel.org>
Diffstat (limited to 'scripts/stackusage')
0 files changed, 0 insertions, 0 deletions