diff options
| author | Sascha Bischoff <Sascha.Bischoff@arm.com> | 2026-08-11 15:27:31 +0000 |
|---|---|---|
| committer | Thomas Gleixner <tglx@kernel.org> | 2026-08-20 10:23:53 +0200 |
| commit | ac6db0e0bee18cd4385418c752a007e1aba4ec14 (patch) | |
| tree | c5c14dedc10f434762ae111c38a5080e51200fd2 /tools/lib/python | |
| parent | 3dfc0ab5fefd052c6028c4632b1fad8bdaf7967e (diff) | |
| download | linux-ac6db0e0bee18cd4385418c752a007e1aba4ec14.tar.gz linux-ac6db0e0bee18cd4385418c752a007e1aba4ec14.zip | |
irqchip/gic-v5: Synchronize CPU interface disable
The write disabling the GICv5 CPU interface is only guaranteed to take
effect after a context synchronization event. Without one, execution can
return from gicv5_cpu_disable_interrupts() while an interrupt is still
able to be taken.
Add an ISB after the ICC_CR0_EL1 write to ensure interrupts are
disabled before the function returns. No corresponding ISB is added
when enabling the interface, as interrupt delivery is asynchronous and
there is no obvious benefit to waiting for it.
Fixes: 7ec80fb3f025 ("irqchip/gic-v5: Add GICv5 PPI support")
Signed-off-by: Sascha Bischoff <sascha.bischoff@arm.com>
Signed-off-by: Thomas Gleixner <tglx@kernel.org>
Reviewed-by: Lorenzo Pieralisi <lpieralisi@kernel.org>
Link: https://sashiko.dev/#/patchset/20260724104819.1296803-1-sascha.bischoff@arm.com?part=6
Link: https://patch.msgid.link/20260811152630.942023-3-sascha.bischoff@arm.com
Diffstat (limited to 'tools/lib/python')
0 files changed, 0 insertions, 0 deletions